3/4 ECE:: FIRST SEMESTER (2020-21)
subject: Digital IC Applications (R1631043)UNIT-2: Introduction to VHDL
|
Introduction to HDLs |
|
|
Digital design flow (step in HDL based
design flow ) |
|
|
VHDL Conceptual Model; Reserved words in VHDL; VHDL design units |
|
|
VHDL Entity: Syntax, VHDL signal modes
and signals Types |
|
|
VHDL Architecture : syntax Levels of Abstraction |
|
|
Levels of abstraction (Examples) |
|
|
VHDL Identifiers ; VHDL Data objects |
|
|
Data Objects: Files |
|
|
VHDL Data Types |
|
|
VHDL Operators |
|
|
VHDL Subprograms: Procedures & Functions |
|
|
VHDL Packages & Libraries |
|
|
VHDL Modeling Styles |
|
|
VHDL Data-flow modeling style
(Examples) |
|
|
VHDL structural modeling: example -
Full-adder |
|
|
Examples : Dataflow and Structural modeling |
No comments:
Post a Comment